AMENDMENTS TO THE CLAIMS

1 0	1.	(Amended) A method to process commands in a computer memory					
2	\ \ \ .	subs	subsystem, comprising:				
3	CH	(a)	receiving a plurality of commands on a bus network connected to				
dip	· .		said memory subsystem;				
9 5		(b)	categorizing said received commands into command types;				
6		(c)	placing each received command into a queue pertaining to its				
7			respective command type;				
8		<u>(d)</u>	(c) determining memory cycle performance penalties of said				
9			categorized commands in each of said queues;				
10		<u>(e)</u>	(d) reordering said categorized commands in each of said queues so				
11			that one said categorized command in each of said				
12			queues having the least memory cycle performance penalty are is				
13			selected for execution;				
14		<u>(f)</u>	(e) determining if each of said reordered selected commands are				
15			command is valid;				
16		(g)	(f) arbitrating said valid commands; and				
17		<u>(h)</u>	(g) executing sequential valid commands of the same command				
18			type.				
1	2.	(Orig	inal) The method of claim 1, wherein said command types are forms				
2		of sto	ore and fetch operations.				

3. (Original) The method of claim 1, wherein said command types are associated with a particular source or destination of said received memory commands.

3

- 4. (Original) The method of claim 3, wherein said particular source or destination is a particular computer processor connected on said bus network.
- 1 5. (Original) The method of claim 3, wherein said particular source or destination is a I/O hub controller functionally connected on said bus network.
- 6. (Original) The method of claim 3, wherein said particular source or destination is a switching fabric connected to said bus network.
- 7. (Original) The method of claim 3, wherein said particular source or destination is a compression/decompression engine functionally connected to said bus network.
- 1 8. (Original) The method of claim 1, wherein said command types which originate from or are required for a particular application have priority.
- 9. (Original) The method of claim 1, wherein said step of receiving a plurality of commands further comprises determining if any of said received commands have an address dependency and passing said address dependency determination with said memory command.

- 3 21
- (Original) The method of claim 1, wherein said step of determining memory cycle performance penalties of said categorized commands further comprises comparing a number of oldest received categorized commands with each other.
- 1 11. (Original) The method of claim 9, wherein said step of determining
 2 memory cycle performance penalties of said categorized commands
 3 further comprises comparing a number of the oldest received categorized
 4 commands with a currently chosen command.
- 1 12. (Original) The method of claim 9, wherein said step of determining
 2 memory cycle performance penalties of said categorized commands
 3 further comprises comparing a number of the oldest received categorized
 4 commands with a previously chosen command.
- 1 13. (Original) The method of claim 1, wherein said step of reordering said
 2 categorized commands further comprises selecting the oldest of said
 3 categorized commands that have the least memory cycle performance
 4 penalty for execution.
 - 14. (Original) The method of claim 1, wherein said step of arbitrating said reordered valid commands further comprises granting priority to said type of command having said least memory cycle performance penalty.

3 cy

(Original) The method of claim 1, wherein said step of arbitrating said reordered valid commands further comprises granting priority to a command type other than said command type of said reordered valid commands.

- 16. (Previously Amended) The method of claim 1, wherein said step of executing sequential valid commands of the same command type further continues until a valid memory command of said command type is no longer available, or until a predetermined number has been executed, or until a memory command of another of said command types has higher priority.
- 17. (Previously Amended) A method to process commands in a computer memory subsystem, comprising:
 - (a) receiving a plurality of memory commands on a bus connected to said computer memory subsystem and determining the physical location of the memory command in memory, and further determining if any of said received memory commands have an address dependency and passing said physical location and said address dependency, if any, corresponding to said memory command along with said memory command;
 - (b) categorizing said received commands into command types based on one of the following: STORE, FETCH, INTERVENTION STORE; the source or destination of said received memory commands; the program or application from which said memory commands originate or are otherwise required;

_		
15	(c)	determining memory cycle performance penalties of said categorized
16 . V		commands by comparing a number of oldest received categorized
17 60		commands with each other, with a currently chosen command, and
Bn.		with a previously chosen command;
19	(d)	reordering said categorized commands so that said categorized
20		commands having the least memory cycle performance penalty are
21		selected for execution and if more than one categorized command
22		has the least memory cycle performance penalty, then selecting the
23		oldest of said reordered commands for execution;
24	(e)	determining if said reordered commands are valid;
25	(f)	granting priority to said type of command having said least memory
26		cycle performance penalty;
27	(g)	executing sequential valid command of the same command type
28		until a valid command of the same type is not received or until a
29		predetermined number has been executed, or until a memory
30		command of another type has higher priority;
31	(h)	avoiding deadlock when an address dependency exists between
32		commands of different types by executing commands having the
33		command type of the oldest memory command.

18. (Original) A method of processing memory commands in a computer processing system having at least one command source on a bus connected to a memory controller, said method comprising selecting a memory command having the least memory cycle performance penalties to execute and then executing a programmable number of other memory commands of that type.

1

3

5

6

¹ 0\ 19.	(Prev	viously	Amended) A computer processing system, comprising:
₂ \(\(\) \(\)	(a)	a plu	rality of bus units, said bus units comprising at least one
3		comp	outer processor, at least one I/O device; at least one memory
100°		cach	e system connected to said at least one computer processor,
3 1		and a	at least one network communication device, said plurality of
6		bus ı	units interconnected on a bus network, and said plurality of
7		bus ı	units to issue memory commands said memory commands
8		categ	gorized into types;
9	(b)	at lea	ast one memory subsystem confected on a first bus to said
10		plura	ality of bus units, said memory subsystem responsive to said
11		mem	ory commands and further comprising:
12		(i)	a memory controller connected to a command interface
13			functionally connected to said first bus;
14		(ii)	a plurality of memory chips configured into memory banks;
15			said memory chips architected into memory cards attached
16			to at least one memory bus;
17	•	(iii)	a plurality of command FIFO queues, each of said command
18			FIFO queues associated with one of said command types into
19			which said memory commands are categorized;
20		(iv)	a plurality of comparison logic circuits, each of said plurality
21			of comparison logic/circuits associated with each of said
-22			plurality of command FIFO queues to determine which
23			memory commands of each of said command types have the
24			least memory cycle performance penalty;
25		(v)	an arbitration begic circuit to output said memory commands
26			of said determined command type having said least memory
27			cycle performance penalty to said plurality of memory chips.

Page 7 Docket No. RO999-080 Serial No. 09/394,011

20.	(Original) The computer processing system of claim 19, wherein said			
	comp	parison logic circuit further determines the oldest of said memory		
٧)	comr	nands in each of said plurality of command FIFO queues.		
21.	(Orig	inal) A computer memory controller comprising:		
	(a)	means to receive a plurality of types of memory commands from a		
		plurality of command sources;		
	(b)	means to determine the memory cycle performance penalty		
		associated with each memory command of each of said plurality of		
		types;		
	(c)	means to compare said memory commands of one of said types		
		with other memory commands of the same type to determine which		
		of said memory commands have the least memory cycle		
		performance penalty;		
	(d)	means to compare said memory commands of one of said types		
		with a current chosen memory command of the same type to		
		determine which of said memory commands have the least memory		
		cycle performance perfalty;		
	(e)	means to compare said memory commands of one of said types		
		with a previously chosen memory command of the same type		
		determine which of said memory commands have the memory cycle		
٠		performance penalty;		
	(f)	means to select one of said memory commands having the least		
		memory cycle performance penalty by selecting the oldest; and		
	K	comp comr 21. (Orig (a) (b) (c) (d)		

means to continue execution of memory commands of the same

type as said selected memory command.

(g)

21

22